

FIG. 1
CONVENTIONAL ART




FIG. 2

CONVENTIONAL ART

Video Mode	N	Pin Name	Detailed Description
	1	Dclk (XGA Falling Edge Odd Latch)	
	2	Video Data	
	3	Data Latch	
	4	Toggle at Dclk Rising	
	5	Odd Data Latch	
	6	FOUR TIMES Toggle SIGNAL INVERSION	
	7	Even Data Latch	
WHEN THE NUMBER OF DCLK AT DE BLANKING INTERVAL IS EVEN NUMBER(n)	8	FOUR TIMES Toggle SIGNAL INVERSION	
	9	Even Data Latch	
	10	FOUR TIMES Toggle SIGNAL INVERSION	
	11	Even Data {D-IC INPUT Video Signal}	12~n {2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54}
	12	Odd Data {D-IC INPUT Video Signal}	12~n {1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53}
	13	Odd Enable	
	14	SSP	
	15	FOUR TIMES Toggle SIGNAL INVERSION	
WHEN THE NUMBER OF DCLK AT DE BLANKING INTERVAL IS ODD NUMBER(n+1)	16	Even Data {D-IC INPUT Video Signal}	12~n+1 {3 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54}
	17	Odd Data {D-IC INPUT Video Signal}	12~n+1 {1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53}
	18	Data Enable	123
	19	SSP	




FIG.3
CONVENTIONAL ART




FIG.4
CONVENTIONAL ART




FIG. 5




FIG. 6




FIG. 7




FIG.8




FIG.9A




FIG.9B




FIG.10A

VGA SETUP TIME




FIG.10B

VGA HOLD TIME




FIG.11A

XGA & VGA SETUP TIME




FIG.11B

XGA & VGA HOLD TIME

